CO224 Computer Architecture Labs - 8-bit Single-Cycle Processor Implementation .

A simple risc-v single-core CPU design written in Verilog, developed for learning and practicing computer architecture and hardware description languages.

A single-cycle RISC-V CPU implemented in Verilog, with arithmetic, memory, branch, and jump instructions verified using Icarus Verilog and GTKWave.

MIPS Processor Implementations (VHDL) | This repository contains multiple implementations of the MIPS (Microprocessor without Interlocked Pipelined Stages) architecture using VHDL. The project is designed for educational and academic purposes, helping students understand CPU architecture and datapath/control design. It includes Single-Cy