Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally verified, and audited against side-channel leakage.
-
Updated
Jul 18, 2026 - Verilog
#
keystream-generators
Here are 2 public repositories matching this topic...
Demonstration of selected keystream generators based on LFSRs (linear feedback shift registers)
-
Updated
Apr 5, 2020 - JavaScript
Improve this page
Add a description, image, and links to the keystream-generators topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the keystream-generators topic, visit your repo's landing page and select "manage topics."