Skip to content

Users following lowRISC

@iammituraj
Mitu Raj iammituraj
RTL Design Engineer, SW Developer, Technical Blogger, Philanthropist, Teacher...

Chipmunk Logic™ India

@aqdarahmad
aqdarahmad
Design Verification Engineer | Computer Systems Engineering Graduate (AAUP) | Computer Architecture | Digital Design & Verification | Problem Solver

Arab American University Jenin

@biswajek
Biswajeet biswajek

Verana Networks Bangalore

@Justin-Ju-0413
Justin Ju Justin-Ju-0413
华南理工微电子 · RISC-V/CNN 加速器 · AI 应用与全栈开发

SCUT Guangzhou, China

@JBB092
José Bernardo Barquero Bonilla JBB092
Estudiante de Ingeniería en Computadores del Instituto Tecnológico de Costa Rica sede de Cartago

Instituto Tecnológico de Costa Rica Costa Rica

@Srinivassa
Srinivasa Rao Dara Srinivassa
Securing Hardware Accelerator Designing against ML/DL based Attacks
@sakilxo
sakil sakilxo
code. commit. push.
@Raveem13
Raveem KG Raveem13
I spend my time in learning and using technologies. | I love writing code and collaborating with other developer.

Bengaluru

@apsarras
Tasos Psarras apsarras
SoC Design Engineer
@atifhans
Atif Iqbal Ahangar atifhans
ASIC Design Engineer

United States

@SaiPranayGandla
Sai Pranay Gandla SaiPranayGandla
B.Tech ECI | VLSI & Embedded Systems Enthusiast | Verilog HDL

Hyderabad, Telangana

@yaojiwww
yaojiwww yaojiwww
莫欺少年穷

@gdmuna

@ancuongnguyen07
Cuong Nguyen ancuongnguyen07
Entry-level programmer
@rahulnerella86
Rahul Nerella rahulnerella86
Electronics student at VIT Vellore , 2028 batch
@Coool
ℂ𝕠𝕠𝕠𝕝 (𝕘𝕚𝕥𝕙𝕦𝕓.𝕔𝕠𝕞/ℂ𝕠𝕠𝕠𝕝) Coool
Create and observe world's collective consciousness 🌈 🏳️‍🌈 🇪🇺

🇪🇺

@jianglin-code
jianglin jianglin-code
Discord: jianglin0529_27702
@openweb
Allen Long openweb
Developer

huihoo China

@irishgordo
Mike Russell irishgordo
☁️ 🔥 ☁️ ☕ ⚰️ ☕

SUSE Las Vegas, NV

@vohoangnguyennnn
Vo Hoang Nguyen vohoangnguyennnn

University Ho Chi Minh City

@fkc12
fkoc fkc12
Developer | AI & Automation Enthusiast

Turkey

@AndN0tOr
WinstonTran AndN0tOr
I'm a 4th-year student major at Computer Engineering. My interest is Design Verification in IC Design.