I love coding ,problem solving ,build my own solutions .
I enjoy breaking my codes via testing
Design Verification Engineer | Computer Systems Engineering Graduate (AAUP) | Computer Architecture | Digital Design & Verification | Problem Solver
-
Arab American University
- Jenin
-
07:14
(UTC +03:00) - in/aqdar-ahmad
- https://codeforces.com/profile/AqdarAhmad
- https://leetcode.com/u/aqdar/
Pinned Loading
-
-
-
-
32bit-ALU-UVM-Verification
32bit-ALU-UVM-Verification PublicThis repository contains a 32-bit Arithmetic Logic Unit (ALU) fully verified using a Universal Verification Methodology (UVM) environment written in SystemVerilog.
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

