-
-
Notifications
You must be signed in to change notification settings - Fork 143
All issues
Issue creation is restricted in this repository
Issues
is:issue state:open
is:issue state:open
Search results
- Status: Open.#16 In hughperkins/VeriGPU;
- Status: Open.#11 In hughperkins/VeriGPU;
- Status: Open.#10 In hughperkins/VeriGPU;
- Status: Open.#8 In hughperkins/VeriGPU;
- Status: Open.#7 In hughperkins/VeriGPU;
Does anyone have an understanding into the trade-offs of providing an instruction pointer to each core, or only to each computer unit?
help wantedExtra attention is neededExtra attention is neededquestionFurther information is requestedFurther information is requestedStatus: Open.#6 In hughperkins/VeriGPU;Network on a Chip (NoC) implementation
opportunityOpportunity to create your own repo/work/project.Opportunity to create your own repo/work/project.Status: Open.#5 In hughperkins/VeriGPU;PCIe 4+ interface
opportunityOpportunity to create your own repo/work/project.Opportunity to create your own repo/work/project.Status: Open.#4 In hughperkins/VeriGPU;DDR4 Controller
opportunityOpportunity to create your own repo/work/project.Opportunity to create your own repo/work/project.Status: Open.#3 In hughperkins/VeriGPU;- Status: Open.#2 In hughperkins/VeriGPU;
- Status: Open.#1 In hughperkins/VeriGPU;